eda.org
域名年龄: 28年7个月14天HTTP/1.1 200 OK 访问时间:2015年08月05日 17:28:50 服务器:Apache/2.2.3 (CentOS) 修改日期:2012年02月08日 08:25:00 网页标记:"4405ab-5c63-ed0cef00" 接受单位:字节 文件大小:23651 Keep-Alive: timeout=15, max=100 连接:Keep-Alive 类型:text/html; charset=UTF-8 网站编码:UTF-8 页面编码:windows-1252
Dedicated to the support, open exchange and dissemination of in-development standards from EDA Industry Working Groups The Electronic Design Automation (EDA) and Electronic Computer-Aided Design (ECAD) one-stop resource on the WWW!(with an historical focus on HDL's due to our origin and sponsors)Sponsored byStanford UniversityAbout this server( greengroups appear to be dormant) ( italicized groups are of interest but not hosted at this site)AccelleraAccellera Designer's ForumVerification Intellecutal PropertyAccellera pageEDA.org pageOpen Verification Library(formerly OVI Assertion) (see also OpenVerification.org) Other:C/C++ Class Library Standardization Working Group (alc-cwg) Interface Technical Committee (itc) Open Kit (openkit) Technical CommitteeSystem Level Design: Language (slds,sldl) Study Group(also former OVI Architecture Language Committee) Core Working Group (slds-cwg ) Rosetta Working Group (slds-rosetta) Semantics Working Group (slds-semantics ) SystemVerilog : 3.0 LRM 3.1 LRM Basic and Design CommitteeTestbench and Enhancements C Interface Assertion Verilog:Verilog Analog Mixed-Signal (verilog-ams) Working Group Verilog Formal Verification (vfv) Working Group VHDL:(VHDL) Design Constraints Working Group (dcwg) VIUF Proceedings VHDL Users' Group / VIUF are now Accellera Designers Forum.HDL Open Source Models, etc.Free VHDL models from Free Model Foundry (FMF) Free VHDL core models from OpenCorescomp.lang.vhdl FAQ and Misc. submissions (from VUG/VIUF meetings, etc.) VHDL models, info, etc. from RASSP E&F(especially RASSP RTWG Taxonomy on VHDL Models and Terminology)) GPL / Open Source EDA / HDL ToolsSynopsys Inc.open sourceOpenMAST Language and ToolsFreeHDL VHDL compiler / simulator GPL EDA toolsMentor Graphics Corporation free VHDL-AMS toolsOpenCollector tools / models listOpenEDA toolsSAVANT VHDL tools from University of Cincinnati VAUL VHDL tools from Univ of Dortmund EE(English text) White Peak Technologies free VHDL toolsOther EDA / CAD GroupsESTS: Expert Services & Tools for Semiconductors Trade Association Semiconductor Research Corporation and the MARCO Focus Center Research Program(see especially GSRC, IFC, and CSS) ACM Special Interest Group on Design Automation (SIGDA) Advanced EDA Benchmark Datasets Effort (SRC/IEEE-CAS/SIGDA) (benchmrk) EDA Companies (EDAC) EDA Standards Industry Council (EDA Stds IC) Glossary of Standards at SI2 (old CFI) IEC TC93- USA TAG Activity (mirror) IEC TC93 Working Group 1: Interoperability (mirror) IEEE Circuits and Systems Society Computer-Aided Network Design (CANDE) IEEE Computer Society Design Automation Technical Committee (DATC) ISO TC184: Design Automation: Std 10303-210 Electronic Assembly, Interconnect and Packaging Design Std 10303 - Standard Exchange of Product Data STEP (ISO TC184/SC4/WG4) Std 13584 - Part Libraries STEP Application (ISO TC184/SC4/WG2) Int. Society for Hybrid Microcircuits (ISHM) The Institute for Interconnecting and Packaging Electronic Circuits (IP
© 2010 - 2020 网站综合信息查询 同IP网站查询 相关类似网站查询 网站备案查询网站地图 最新查询 最近更新 优秀网站 热门网站 全部网站 同IP查询 备案查询
2025-06-26 20:21, Process in 0.0042 second.